1. The "classical" von Neumann architecture consists of main memory
Download 318.79 Kb. View original pdf
|
- Navigate this page:
- Cache Memory
- Word
- Execution Unit (EU)
| Instruction Cycle: The process in which a CPU retrieves, decodes, executes, and writes back an instruction. • Machine Cycle: It refers to the sequence of operations performed by the CPU to execute a single instruction, including fetch, decode, execute, and write back. • Cache Memory: It's a small, high-speed memory that stores frequently accessed data or instructions for quicker access by the CPU, reducing the time needed to fetch information from the main memory. 13. Branch prediction is a CPU technique that guesses the outcome of conditional branches before they are known, used to optimize instruction execution by predicting likely paths in the code. 14. • Word: CPU's data processing unit. • Paragraph: 16 consecutive memory bytes (x architecture. • Segment: Memory block with a specific size and purpose in memory management. 15. how the uP exectutes a program 16. ROM Nonvolatile memory storing permanent data, realized using fused diodes or Flash memory cells. RAM Volatile memory for temporary data storage, realized using capacitors (DRAM) or flip- flop circuits (SRAM). DRAM Type of RAM requiring periodic refreshing, utilizing capacitors to store data. (E)EPROM: Nonvolatile memory erasable and reprogrammable, using floating-gate MOSFETs (EPROM) or electrically alterable charge (EEPROM). 17. II. The freq of the 1 st uP : kHz (Intel 4004) 2. • Execution Unit (EU): Executes instructions, performs arithmetic/logic operations. • Bus Interface Unit (BIU): Manages communication between CPU, memory, and external devices, handling data transfer and instruction fetch ab Virtual Memory: Expands available memory by using secondary storage. b) Cache Memory: High-speed storage for frequently accessed data. c) Write-back Cache: Delays writing data to main memory until necessary. db Main Features of i Microprocessor: Multiple cores/threads, high clock speeds, large cache, hyper-threading support, advanced instructions, ideal for demanding tasks. 4. General registers in x architecture include AX, BX, CX, DX, SI, DI, BP, and SP, used for data manipulation, addressing, and holding operands during CPU operations. Segment registers (CS, DS, ES, SS) in x architecture hold base addresses of memory segments, facilitating memory addressing and segmentation during program execution. |