B. E./B. Tech. Degree examination, april/may 2011 Sixth Semester


Explain the bit registers DPTR and SP of 8051



Download 1.56 Mb.
View original pdf
Page35/86
Date16.12.2020
Size1.56 Mb.
#54858
1   ...   31   32   33   34   35   36   37   38   ...   86
EE2354 auque
7. Explain the bit registers DPTR and SP of 8051.
DPTR:
DPTR stands for data pointer. DPTR consists of a high byte (DPH) and a low byte (DPL). Its function is to hold a bit address. It maybe manipulated as a 16- bit data registers. It serves as abase register in indirect jumps, lookup table instructions and external data transfer.
SP:
SP stands for stack pointer. SP is a bit wide register. It is incremented before data is stored during PUSH and CALL instructions. The stack array can reside anywhere in-chip RAM. The stack pointer is initiailsed to H after a reset. This causes the stack to begin at location. H.

Download 1.56 Mb.

Share with your friends:
1   ...   31   32   33   34   35   36   37   38   ...   86




The database is protected by copyright ©ininet.org 2024
send message

    Main page