B. E./B. Tech. Degree examination, april/may 2011 Sixth Semester



Download 1.56 Mb.
View original pdf
Page13/86
Date16.12.2020
Size1.56 Mb.
#54858
1   ...   9   10   11   12   13   14   15   16   ...   86
EE2354 auque

PART B
1. Describe the functional pin diagram of 8085. (16)
2. Describe the functional block diagram of 8085. (16)
3. Explain the 8085 interrupt system in detail. (16)
4. Explain various machine cycles supported by 8085. (16)
5. a) With suitable examples explain how IO devices are connected using memory mapped

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
3
rd
YEAR 6
th
SEMESTER
IO and peripheral IO. (10) b) Design a microprocessor system to interface an K × 8 EPROM and
K × 8 RAM. (6)
6. Draw and explain the architecture of 8086. (16)
7.(i)What is the difference between minimum and maximum modes of 8086? How are these modes selected)
(ii) Explain the concept of pipelining in 8086. Discuss its advantages and disadvantages)
8. How many interrupts are available in List the predefined software interrupts available in 8086.(16)
9 (i) Describe the sequence of event that may occur during the different T state in the opcode fetch machine cycle of 8086? (8)
(ii ) List out the maskable and non maskable interrupts available in 8086? (6) i) Explain the minimum mode of operation of 8086. (12)
(ii)Write notes on addressing input and output devices (4) i) Explain the Maximum mode of operation of 8086. (12)
(ii)Write short notes on addressing memory. (4) i) Design an 8086 based system in minimum mode containing 64kb of EPROM and64kb of RAM (12) ii) Give the functions of NMI, BHE and TEST pins of 8086? (4)

Download 1.56 Mb.

Share with your friends:
1   ...   9   10   11   12   13   14   15   16   ...   86




The database is protected by copyright ©ininet.org 2024
send message

    Main page