Shri vishnu engineering college for women:: bhimavaram department of information technology



Download 3.29 Mb.
View original pdf
Page37/128
Date12.04.2022
Size3.29 Mb.
#58595
1   ...   33   34   35   36   37   38   39   40   ...   128
ITIIBTechIISemLecCOA
0910-ComputerSystemOverview02
UNIT-1

DEPARTMENT OF INFORMATION TECHNOLOGY::SVECW Page 26 Synchronous timing is simpler to implement and test. However, it is less flexible than asynchronous timing. With asynchronous timing, a mixture of slow and fast devices, using older and newer technology, can share a bus.

BUS WIDTH

The width of the data bus has an impact on system performance The wider the data bus, the greater the number of bits transferred atone time. The width of the address bus has an impact on system capacity the wider the address bus, the greater the range of locations that can be referenced.


Download 3.29 Mb.

Share with your friends:
1   ...   33   34   35   36   37   38   39   40   ...   128




The database is protected by copyright ©ininet.org 2024
send message

    Main page