Shri vishnu engineering college for women:: bhimavaram department of information technology



Download 3.29 Mb.
View original pdf
Page44/128
Date12.04.2022
Size3.29 Mb.
#58595
1   ...   40   41   42   43   44   45   46   47   ...   128
ITIIBTechIISemLecCOA
0910-ComputerSystemOverview02
UNIT-1

DEPARTMENT OF INFORMATION TECHNOLOGY::SVECW Page 32 Figure 1.26 PCI Bus Arbitration Between Two Masters


UNIT-II

DEPARTMENT OF INFORMATION TECHNOLOGY::SVECW Page 1
UNIT-2
MACHINE INSTRUCTION SET
ADDRESSING MODES
Figure 2.1 Addressing Modes


UNIT-II

DEPARTMENT OF INFORMATION TECHNOLOGY::SVECW Page 2 The address field or fields in atypical instruction format are relatively small. We should be able to reference a large range of locations in main memory. For this, a variety of addressing techniques has been employed. The most common addressing techniques are
• Immediate
• Direct
Indirect
• Register
Register indirect
• Displacement
• Stack Table Basic Addressing Modes Table 2.1 indicates the address calculation performed for each addressing mode. Different opcodes will use different addressing modes. Also, one or more bits in the instruction format can be used as a mode
field. The value of the mode field determines which addressing mode is to be used.

Download 3.29 Mb.

Share with your friends:
1   ...   40   41   42   43   44   45   46   47   ...   128




The database is protected by copyright ©ininet.org 2024
send message

    Main page