Structural Elements of vhdl
Download
16.82 Kb.
Date
16.12.2020
Size
16.82 Kb.
#54759
Structural Elements of VHDL
Navigate this page:
Package declaration Package body Let’s see what are these Entity Declaration
Structural
Elements of VHDL
Describing
a Design
In VHDL an entity is used to describe a hardware module. An
entity can be described using
,
Entity
declaration
Architecture
Configuration
Package declaration
Package body
Let’s see what are these?
Entity
Declaration
It
defines the names
, input output signals and modes of a hardware module.
Download
16.82 Kb.
Share with your friends:
The database is protected by copyright ©ininet.org 2024
send message
Main page
Guide
Instructions
Report
Request
Review
